TI E2E Community (Beta)
Welcome to the TI E2E (Engineer-to-Engineer) Community! We invite you to freely and openly interact with your peer Engineers, TI Engineers, and other experts in order to ask questions, share knowledge, explore ideas, and help solve problems.
More Search Options

C6472 Online Course Preview

C6472 Online Course Preview
22 Oct 2009

Views: 365
Duration: 1:24

Embed



Architecture Overview (25 minutes) takes a look at the functional components that comprise the C64x+ core architecture as well as architectural elements and peripherals that are specific to the C6472 architecture. Development and debug tools are also presented.

Memory & Cache (50 minutes) provides on overview of the C64x+ memory and cache architecture, including Layer 1 program and data allocations, Layer 2 memory allocations and protections, as well as bandwidth management ands cache coherency issues.

C64x+ Enhancements (24 minutes) examines key performance improvements over previous C64x designs including savings in code size and the use of specialized instructions.

C64x+ Megamodule Features (36 minutes) provides an overview of the C64x+ Megamodule including hardware interrupts, event combiner & exceptions, the Chip Support Library (CSL), error detection and correction, and the power down mode.

EDMA3/QDMA/IDMA (88 minutes) takes a look at different DMA methods used on the C64x+ including EDMA3, QDMA, and IDMA. It provides information on programming, linking, and chaining EDMA3 and provides examples of the transfer and sorting functions.

Programming a Multi-Core DSP (23 minutes) revisits the architecture of the C6472 for a discussion of the programming model and considerations including memory, system masters and slaves, and intercore communication.

Startup Considerations (21 minutes) examines reset types, PLL controls and clocking, boot modes, and the Power Sleep Controller (PSC) for C64x+ devices.

Serial Rapid IO (SRIO) (67 minutes) provides an introduction to Rapid IO technology and an overview of the features in the TI DSP RapidIO. It also examines how to use the RapidIO peripheral functions, including messaging, direct input and output, and hardware packet forwarding.

ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". TI AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY TI. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.